

Application

- Data Center & Networking Equipment
- Servers/Storage Devices
- High Performance Computing (HPC)
- Switches/Routers
- Telecom Central Offices (CO)
- Test And Measurement Equipment

Standards Compliance

- Compliant with OSFP MSA Rev 4.1
- Compliant with QSFP-DD MSA Rev 4.1
- Compliant QSFP-DD-Hardware-Rev7.0
- Compliant with IEEE 802.3cd
- I2C for EEPROM communication
- Compliant with CMIS 5.0
- SFF-TA-1031,FF-8665, SFF-8661, SFF-8679, SFF-8636

ghlight

- Support 8x56G PAM4 400G To 8*50G Data Rate
- 3.3V Power Supply
- Hot Pluggable
- Excellent SI Performance
- **RoHS** Compliance
- Simplifies The Patching And Offers A
- Cost-Effective Way For Short Links



1.0 General Description

This datasheet pertains to the **OSFP 400G to 8*SFP56 50G Direct Attached Copper Cable Assembly**, meticulously designed for application in the telecommunications and data center sectors. It facilitates bi-directional transmission of 400Gb traffic per cable, accommodating 8 lanes of 56G PAM4. The cable adheres to the standardized OSFP/OSFP-RHS & SFP28(56) form factor and complies rigorously with Multi-Source Agreement (MSA) specifications.

2.0 Product Specification

2.1 Absolute Maximum Ratings

Parameter	Unit	Min.	Max.	Notes
Supply Voltage	V	-0.3	3.6	
Data Input Voltage	V	-0.3	3.6	
Control Input Voltage	V	-0.3	3.6	
Operating Temperature	°C	0	70	
Storage Temperature	°C	-40	+85	
Relative Humidity (Non-Condensing)	%	5	85	

2.2 Operational Specification

Parameter	Unit	Min	Typical	Max	Notes
Supply Voltage (Vcc)	V	3.135	3.3	3.465	Per End
Power Consumption	W			1.5	Per End
Operating Case Temperature	°C	0		70	
Operating Relative Humidity	%	0		85	
Modulation Format			56G PAM-4	Ļ	
Bit Rate	Gbps	8x50G to 8(1*50G)			

2.3 Electrical Characteristics

Parameter	Unit	Min	Typical	Max	Notes
Characteristic Impedance	ohm	90	100	110	
Time Propagation Delay (Informative)	ns			4.9	



2.4 SI performance

Item	Parameter	Require	Reference			
1	ILdd Insertion loss at 13.28 GHz	17.16 dB (Max.)	IEEE 802.3cd Section Section 136.11.2			
2	ILdd Insertion loss at 13.28 GHz	8 dB (Min.)	IEEE 802.3cd Section Section 136.11.2			
3	ERL Minimum cable assembly	>11 dB*.	IEEE 802.3cd Section Section 136.11.3			
4	RLcd Differential-mode to common- mode return loss	0.01GHz – 19GHz Equation (92–28)	IEEE 802.3cd Section 136.11.4			
5	ILcd Differential-mode to common- mode insertion loss	0.01GHz – 19GHz Equation (92–29)	IEEE 802.3cd Section 136.11.5			
6	RLcc Common-mode to common-mode return loss	0.01GHz – 19GHz Equation (92–30)	IEEE 802.3cd Section Section 136.11.6			
7	СОМ	3dB (Min.)	IEEE 802.3cd Section Section 136.11.7			
*Cable	*Cable assemblies with a com greater than 4 dB are not required to meet minimum ERL					



Bottom Side (viewed from bottom)



OSFP 400G to 8X SFP56 50G Direct Attached Cable Assembly

2.5 Pin Assignments

Top Side (viewed from top)

60 GND GND 1 59 TX1p тх2р 2 3 58 TX1n TX2n 57 GND GND 4 5 56 ТХ3р TX4p 55 6 TX3n TX4n 54 7 GND GND 53 8 TX5p TX6p ----- Module Card Edge 52 TX5n TX6n 9 51 GND 10 GND 50 TX8p 11 TX7p 49 TX7n TX8n 12 48 GND GND 13 47 SDA SCL 14 46 VCC VCC 15 45 VCC VCC 16 44 INT/RSTn LPWn/PRSn 17 43 GND 18 GND 42 RX7n 19 RX8n 41 RX7p 20 RX8p 40 GND GND 21 39 RX6n RX5n 22 38 RX6p RX5p 23 37 GND GND 24 36 RX4n RX3n 25 35 RX4p RX3p 26 34 GND 27 GND 33 RX2n RX1n 28 RX1p 29 32 RX2p 31 GND GND 30

Figure 1 OSFP Module Contact Assignment




Figure 2 SFP28(56) Module Contact Assignment



2.6 Pin Description

Pin	Logic	Symbol	Description	Plug Sequence	Notes
1		GND	Ground	1	
2	CML-I	TX2p	Transmitter Data Non-Inverted	3	
3	CML-I	TX2n	Transmitter Data Inverted	3	
4		GND	Ground	1	
5	CML-I	TX4p	Transmitter Data Non-Inverted	3	
6	CML-I	TX4n	Transmitter Data Inverted	3	
7		GND	Ground	1	
8	CML-I	TX6p	Transmitter Data Non-Inverted	3	
9	CML-I	TX6n	Transmitter Data Inverted	3	
10		GND	Ground	1	
11	CML-I	TX8p	Transmitter Data Non-Inverted	3	
12	CML-I	TX8n	Transmitter Data Inverted	3	
13		GND	Ground	1	
14	LVCMOS-I/O	SCL	2-wire Serial interface clock	3	1
15		VCC	+3.3V Power	2	
16		VCC	+3.3V Power	2	
17	Multi-Level	LPWn/PRSn	Low-Power Mode / Module Present	3	2
18		GND	Ground	1	
19	CML-O	RX7n	Receiver Data Inverted	3	
20	CML-O	RX7p	Receiver Data Non-Inverted	3	
21		GND	Ground	1	
22	CML-O	RX5n	Receiver Data Inverted	3	
23	CML-O	RX5p	Receiver Data Non-Inverted	3	
24		GND	Ground	1	
25	CML-O	RX3n	Receiver Data Inverted	3	
26	CML-O	RX3p	Receiver Data Non-Inverted	3	
27		GND	Ground	1	
28	CML-O	RX1n	Receiver Data Inverted	3	
29	CML-O	RX1p	Receiver Data Non-Inverted	3	
30		GND	Ground	1	
31		GND	Ground	1	
32	CML-O	RX2p	Receiver Data Non-Inverted	3	
33	CML-O	RX2n	Receiver Data Inverted	3	
34		GND	Ground	1	
35	CML-O	RX4p	Receiver Data Non-Inverted	3	

Table 1 OSFP 400 Module Pin Description



36	CML-O	RX4n	Receiver Data Inverted	3		
37		GND	Ground	1		
38	CML-O	RX6p	Receiver Data Non-Inverted	3		
39	CML-O	RX6n	Receiver Data Inverted	3		
40		GND	Ground	1		
41	CML-O	RX8p	Receiver Data Non-Inverted	3		
42	CML-O	RX8n	Receiver Data Inverted	3		
43		GND	Ground	1		
44	Multi-Level	INT/RSTn	Module Interrupt / Module Reset	3	2	
45		VCC	+3.3V Power	2		
46		VCC	+3.3V Power	2		
47	LVCMOS-I/O	SDA	2-wire Serial interface data	3	1	
48		GND	Ground	1		
49	CML-I	TX7n	Transmitter Data Inverted	3		
50	CML-I	TX7p	Transmitter Data Non-Inverted	3		
51		GND	Ground	1		
52	CML-I	TX5n	Transmitter Data Inverted	3		
53	CML-I	TX5p	Transmitter Data Non-Inverted	3		
54		GND	Ground	1		
55	CML-I	TX3n	Transmitter Data Inverted	3		
56	CML-I	ТХ3р	Transmitter Data Non-Inverted	3		
57		GND	Ground	1		
58	CML-I	TX1n	Transmitter Data Inverted	3		
59	CML-I	TX1p	Transmitter Data Non-Inverted	3		
60		GND	Ground	1		
Note 2	Note 1:					
Open-Drain with pull- up resistor on Host.						
Note 2	2:					
See pin description for required circuit						

Table 2 SFP28(56) Module Pin Description

Contacts	Logic ¹	Symbol	Power Sequence Order	Name/Description	Note
case		case	See2	Module case	
1		VeeT	1st	Module Transmitter Ground	
2	LVTTL-O	Tx_Fault	3rd	Module Transmitter Fault	
3	LVTTL-I	Tx_Disable	3rd	Transmitter Disable; Turns off transmitter laser	





4	LVTTL-I/O	SDA	3rd	2-wire Serial Interface Data Line (Same as MOD- DEF2 in INF-8074i)	6
5	LVTTL-I/O	SCL	3rd	2-wire Serial Interface Clock (Same as MOD-DEF1 in INF-8074i)	6
6		Mod_ABS	3rd	Module Absent, connected to VeeT or VeeR in the module	7
7	LVTTL-I	RSO	3rd	Rate Select 0, optionally controls SFP+ module receiver.	8
8	LVTTL-O	Rx_LOS	3rd	Receiver Loss of Signal Indication (In FC designated as Rx_LOS and in Ethernet designated as Signal Detect)	4
9	LVTTL-I	RS1	3rd	Rate Select 1, optionally controls SFP+ module transmitter	8
10		VeeR	1st	Module Receiver Ground	3
11		VeeR	1st	Module Receiver Ground	3
12	CML-O	RD-	3rd	Receiver Inverted Data Output	
13	CML-O	RD+	3rd	Receiver Non-Inverted Data Output	
14		VeeR	1st	Module Receiver Ground	3
15		VccR	2nd	Module Receiver 3.3 V Supply	
16		VccT	2nd	Module Transmitter 3.3 V Supply	
17		VeeT	1st	Module Transmitter Ground	3
18	CML-I	TD+	3rd	Transmitter Non-Inverted Data Input	
19	CML-I	TD-	3rd	Transmitter Inverted Data Input	
20		VeeT	1st	Module Transmitter Ground	3

Note1:

Labeling as inputs (I) and outputs (O) are from the perspective of the module

Note2:

The case makes electrical contact to the cage before any of the board edge contacts are made.

Note3:

The module signal ground contacts, VeeR and VeeT, should be isolated from the module case.

Note4:

Tx_Fault is a module output that when high, indicates that the module transmitter has detected a fault condition related to laser operation or safety. If Tx_Fault is not implemented, the Tx_Fault contact signal shall be held low by the module and may be connected to Vee within the module.

Rx_LOS when high indicates an optical signal level below that specified in the relevant standard. Rx_LOS is an open drain/collector output, but may also be used as an input by supervisory circuitry in the module.



Note5:

Tx Disable is an input contact with a 4.7 $k\Omega$ to 10 $k\Omega$ pullup to VccT inside the module.

Note6:

The SFP+ 2-wire interface specifications are given in 4.2 2-WIRE ELECTRICAL SPECIFICATIONS. This specification ensures compatibility between host masters and SFP+ SCL/SDA lines and compatibility with I2C. All voltages are referenced to VeeT.

Note7:

Mod_ABS is connected to VeeT or VeeR in the SFP+ module. The host may pull this contact up to Vcc_Host with a resistor in the range 4.7 k Ω to10 k Ω . Mod_ABS is asserted "High" when the SFP+ module is physically absent from a host slot. In the SFP MSA (INF-8074i) this contact has the same function but is called MOD_DEF0.

Note8:

RSO and RS1 are module inputs and are pulled low to VeeT with > 30 k Ω resistors in the module. RSO optionally selects the optical receive signaling rate coverage. RS1 optionally selects the optical transmit signaling rate coverage.

The SFP+ module provides two inputs RSO and RS1 that can optionally be used for rate selection. RSO controls the receive path signalling rate capability, and RS1 controls the transmit path signalling rate capability



2.7 Cable Wiring

Port	Define Pin#	Pin# Define	Port
	TX1n 58 TX1p 59 RX1n 28 RX1p 29	12 RD- 13 RD+ 19 TD- 18 TD+ SHELL	P1 SFP
	TX2p 2 TX2n 3 RX2p 32 RX2n 33	13 RD+ 12 RD- 18 TD+ 19 TD- SHELL SHELL	P2 SFP
	TX3n 55 TX3p 56 RX3n 25 RX3p 26	12 RD- 13 RD+ 19 TD- 18 TD+ SHELL III	P3 SFP
P0 OSFP	TX4p 5 TX4n 6 RX4p 35 RX4n 36	13 RD+ 12 RD- 18 TD+ 19 TD- SHELL Item	P4 SFP
	TX5n 52 TX5p 53 RX5n 22 RX5p 23	12 RD- 13 RD- 19 TD- 18 TD+ SHELL	P5 SFP
	TX6p 8 TX6n 9 RX6p 38 RX6n 39	13 RD+ 12 RD- 18 TD+ 19 TD- SHELL	P6 SFP
	TX7n 49 TX7p 50 RX7n 19 RX7p 20	12 RD- 13 RD+ 19 TD- 18 TD+ SHELL	P7 SFP
	TX8p 11 TX8n 12 RX8p 41 RX8n 42 SHELL	13 RD+ 12 RD- 18 TD+ 19 TD- SHELL	P8 SFP

WIRING TABLE

Figure 3 OSFP 400G to 8*SFP56 Direct Attached cable Wiring



2.8 Memory Map information (CMIS Version)




Figure 4 CMIS Module Memory Map (Conceptual View)

Lower Me	Lower Memory Overview					
Address	Size	Subject Area	Description			
			Module ID from SFF-8024 list, version number,			
			Type and status			
0-3	4	ID and Status Area	Flat mem indication, CLEI present indicator,			
			Maximum TWI speed, Current state of Module,			
			Current state of the Interrupt signal			
4-7	4	Lane Flag Summary	Flag summary of all lane flags on pages 10h-1Fh			
8-13	6	Module-Level Flags	All flags that are not lane or data path specific			
14-25	12	Module-Level Monitors	Monitors that are not lane or data path spedific			
26-3	5	Module Global Controls	Controls applicable to the module as a whole			
31-36	6	Module-Level Flag Masks	Masking bits for the Module-Level flags			
37-38	2	CDB Status Area	Status of most recent CDB command			
39-40	2	Module Firmware Version	Module Firmware Version			
41-63	23	Reserved Area	Reserved for future standardization			



Product Datasheet

OSFP 400G to 8X SFP56 50G Direct Attached Cable Assembly

64-82	19	Custom Area	Vendor or module type specific use
			Version Number of Inactive Firmware. Values of
83-84	2	Inactive Firmware Version	00h indicates module supports only a single
			image.
			Combinations of host and media interfaces that
85-117	33	Application Advertising	are
			supported by module data path(s $)$
118-125	8	Password Entry and Change	
126	1	Bank Select Byte	Bank address of currently visible Page
127	1	Page Select Byte	Page address of currently visible Page

Page 00h Overview

	Size		
Address	(bytes)	Name	Description
128	1	Identifier	Identifier Type of module
129-144	16	Vendor name	Vendor name (ASCII)
145-147	3	Vendor OUI	Vendor IEEE company ID
148-163	16	Vendor PN	Part number provided by vendor (ASCII)
164-165	2	Vendor rev	Revision level for part number provided by vendor (ASCII)
166-181	16	Vendor SN	Vendor Serial Number (ASCII)
182-189	8	Date Code	
190-199	10	CLEI code	Common Language Equipment Identification code
200-201	2	Module power characteristics	
202	1	Cable assembly length	
203	1	Media Connector Type	
204-209	6	Copper Cable Attenuation	
210-211	2	Cable Assembly Lane Information	
212	1	Media Interface Technology	
213-220	8	Reserved	
221	1	Custom	
222	1	Checksum	Includes bytes 128-221
223-255	33	Custom Info NV	

Note: For the above, refer to Common Management Interface Specification Rev5.0.


2.9 Memory Map information (SFF-8636 Version)

Table 3 SFF-8636 Memory Map

From	То	Content	No. of bytes	Туре				
2-Wire Serial Address 1010000x								
Lower Page 00h								
0	2	ID and Status	3	Read-Only				
3	21	Interrupt Flags (Clear on read)	19	Read-Only				
22	33	Free Side Device Monitors	12	Read-Only				
34	81	Channel Monitors	48	Read-Only				
82	85	Reserved	4	Read-Only				
86	99	Control	14	Read/Write				
100	106	Free Side Interrupt Masks	7	Read/Write				
107	110	Free Side Device Properties	4	Read-Only				
111	112	Assigned to PCI Express	2	Read/Write				
113	117	Free Side Device Properties	5	Read-Only				
118	118	Reserved	1	Read/Write				
119	122	Optional Password Change	4	Write-Only				
123	126	Optional Password Entry	4	Write-Only				
127	127	Page Select Byte	1	Read/Write				
	Upper Page 00h							
128	128	Identifier	1	Read-Only				
129	191	Base ID Fields	63	Read-Only				
192	223	Extended ID	32	Read-Only				
224	255	Vendor Specific ID	32	Read-Only				



2.10 Mechanical Specifications






Figure 5 OSFP Form Factor





Figure 6 SFP28(56) Form Factor



3.0 Product Information



Product ID	Product Description	Tolerance	AWG
OSFP-400G-8*SFP56 50G	OSFP 400G to 8*SFP56(50G) Direct Attached Copper	±20	30
DAC-3005	Cable, 30AWG-0.5M	120	
OSFP-400G-8*SFP56 50G	OSFP 400G to 8*SFP56(50G) Direct Attached Copper	±30	30
DAC-3010	Cable, 30AWG-1.0M	±50	
OSFP-400G-8*SFP56 50G	OSFP 400G to 8*SFP56(50G) Direct Attached Copper	±40	30
DAC-3015	Cable, 30AWG-1.5M	±40	
OSFP-400G-8*SFP56 50G	OSFP 400G to 8*SFP56(50G) Direct Attached Copper	+10	30
DAC-3020	Cable, 30AWG-2.0M	±40	50
OSFP-400G-8*SFP56 50G	OSFP 400G to 8*SFP56(50G) Direct Attached Copper	+40	28
DAC-2820	Cable, 28AWG-2.0M	±40	20
OSFP-400G-8*SFP56 50G	OSFP 400G to 8*SFP56(50G) Direct Attached Copper	±50	28
DAC-2825	Cable, 28AWG-2.5M	130	20
OSFP-400G-8*SFP56 50G	OSFP 400G to 8*SFP56(50G) Direct Attached Copper	±50	26
DAC-2625	Cable, 26AWG-2.5M	±30	
OSFP-400G-8*SFP56 50G	OSFP 400G to 8*SFP56(50G) Direct Attached Copper	±50	26
DAC-2630	Cable, 26AWG-3.0M	±30	

Important Notice

The performance figures, data, and any illustrative material presented in this datasheet are typical



and must be explicitly confirmed in writing by ZHAOLONG before they are deemed applicable to any specific order or contract.

By ZHAOLONG's policy of continuous improvement, specifications may change without prior notice. The publication of information in this datasheet does not imply exemption from patent or other protective rights held by ZHAOLONG or other parties. Additional details can be obtained from any ZHAOLONG sales representative.



4.0 Revision Record

Rev.	Comments	Author	Date
A01	Initial Release	James Chen	01/16/2024